Click on the picture to see it in original size.

sections divided on four groups: Combinational, Sequential, Level-sensitive and Buses
    1. title of the section
    2. modeling options
    3. listing/comment/circuit window
    4. comments about: synthesis, modeling, hardware realization of presented model
fully synthesizable models, ready-to-use checked with FPGA Express from Synopsys